Since 1987 - Covering the Fastest Computers in the World and the People Who Run Them

Since 1987 - Covering the Fastest Computers in the World and the People Who Run Them

With the race to exascale computing in its final leg, it’s natural to wonder what the Post Exascale Era will look like. Nicolas Dubé, VP and chief technologist for HPE’s HPC business unit, agrees and shared his vision at Supercomputing Frontiers Europe 2021 held last week. The next big thing, he told the virtual audience at SFE21, is something that will connect HPC and (broadly) all of IT – into what Dubé calls The Internet of Workflows.

“It’s not just the exascale capability, which in itself will allow us to address some problems we’ve never been able to tackle before, but it’s the exascale technologies that are going to trickle down to the broad IT community and it’s computing all that enormous amount of data [being generated]. We’re no longer just doing classical simulation HPC, but also doing machine learning and the data analytics. What’s even more interesting is that these three spheres are getting more and more coupled and even pipelined. You might have data go through multiple stages, or you might use machine learning to [steer] a classical simulation,” said Dubé.

He ticked through the underlying enablers – accelerator chips and their burgeoning diversity, packaging innovation and the rise of multichip-everything, tightly-integrated memory-processor communications based on speedy fabrics and co-location. Stir in the infusion of AI throughout HPC (and computing writ large) and the resulting diversity of workflows, and what will emerge, contends Dubé, is a computing landscape dominated by what he calls the Internet of Workflows, spanning edge-to-supercomputer environments.

Welcome to Dubé’s vision of the Post Exascale Era.

OK, and at the risk of introducing a new acronym, what is this IoW?

“The Internet of Workflows is the idea that data gets produced all over and then flows and gets processed at different points and then gets analyzed and visualized all across the internet. [It’s] more than the Internet of Things, which is all about addressing [devices]. The Internet of workflows will actually deliver some value,” said Dubé.

“First of all, it’s going to be from edge to exascale. Why? Because the workflows are going to be executed from sensor data that starts from, you know all of the sensors from cell phones and cars and all of that. Then they can go to tiny inference engines or planetary size problems that are going to run on exascale supercomputers. This requires a lot more capability to extract the data and you might not want to send all of that data over, or overseas, to a storage system. The ATLAS [particle physics] project had already started looking at those things more than a decade ago.”

The IoW, said Dubé, is about “applying those principles to a much broader set of scientific fields because we’re convinced that is where this is going.”

It’s an intriguing idea, with echoes of grid computing and IoT all smashed together. Presented here are six takeaways from Dubé’s talk briefly touching on recent relevant advances as well as a list of requirements for developing the IoW. Many of the challenges are familiar.

1. First the Basics. The effort to achieve exascale and the needs of heterogeneous computing generally were catalysts in producing technologies needed for IoW. Dubé also noted the “countless silicon startups doing accelerators” to tackle diverse workloads. Still, lots more work is needed. Here’s snippet on MCM’s expected impact on memory.

“Multi-chip modules (MCMs) are also becoming a de facto standard. If you look, AMD was early on, embracing the MCM paths. And now the next generation motherboards, you might think of them as MCMs or those high-speed substrates that will have both the compute silicon, the memory, and before too long, some network interconnects positioned directly on the substrate. Because of that, you’re going to put very high-speed data on the MCM. Most of the data capacity will no longer just be loaded in RAM, but may get loaded into some farther ahead, fabric-attached memory that may be non-volatile, but that can be accessed at the right time and at the right throughput,” he said.

“If you’re interested, we’ve done some demonstrations, for instance, using XSBench [a neutron transport mini-app] that shows that if you’re placing the right data structures on fabric-attached, much higher-latency memory structures, you’re actually getting roughly the same performance percentage on that benchmark even if the data has a much higher latency, as long as you understand your data substructure and you place it well on your memory tiers.”

2. White Hats & Data Sovereignty. A key issue, currently not fully addressed, is data sovereignty. Dubé agrees it’s a critical challenge now and will be even more so in an IoW world. He didn’t offer specific technology or practice guidelines.

“Another key precondition in the post exascale world is data sovereignty. The hyperscalers will drive you a truck, right? A FedEx truck loaded with hard drives, for you to put the data on, and for them to load that into their premises, but they’re never gonna get send that FedEx truck back loaded with your data once it gets processed. At HPE, we see ourselves as being one of the white hats in the industry; we want to enable the community to have access to the data with the right permissions and the right identification mechanism, the right encryption end-to-end and all of that,” said Dubé

“We’re not into a play where the data gets locked in into a kingdom and then can never get it out. Data sovereignty is something I think we’re going to hear more and more talk about in the next decade. Data is the new currency, it’s by far the most important asset of all of your organizations. We need to make sure your data is not only secure, but it’s used for its intended purpose, and because the data feeds the compute, we’ll have to make sure that the right compute gets positioned close enough to the data so it can get processed in the right environment,” he said.

3. New Runtimes for a Grand Vision. It’s one thing to dream of IoW; it’s another to build it. Effective parallel programming for diverse devices and the availability of reasonably performant runtime systems able to accommodate device diversity are all needed.

“We’ll have to find the right workflow execution engine that is really close to that data source. Edge-to-exascale is kind of a great vision, but it needs to get enabled through new run runtime and deployment models. Today, we’re deploying systems in a very static way, and we’re executing, always within the confines of the datacenter. We need to enable a much more fluid execution environment that can take data from the edge and to the output of exascale supercomputers but in a way that they can flow between sites, between organizations, again, always with the right authentication and security mechanisms, but in a not so confined way,” he said.

“So that leads us to the democratization of parallel runtime environments. Fortran and MPI and OpenMP are very powerful tools, but the proportion of graduates that can use them is on a steady decline. We need to enable new languages like Python, for instance. Think of Project Dragon that came from Cray that we inherited here at HPE; it’s about writing a real, very capable parallel Python execution engine. Chapel and Arkouda are two other examples. But ultimately, we need development and runtime environments that can enable a growing ensemble of users to compute larger and larger problem sizes.”

4. Chasing Performance Portability…Still. Tight vertical software integration as promoted by some (pick your favorite target vendor) isn’t a good idea, argued Dubé. This isn’t a new controversy and maybe it’s a hard-stop roadblock for IoW. We’ll see. Dubé argues for openness and says HPE (Cray) is trying to make the Cray Programming Environment a good choice.

“We need performance portability (in order) to enable alternative compute. So again, the vertical integration of a software platform all the way to silicon that some are gunning for might sound appealing at first sight, but it really locks anyone that embraces such a model, and it prevents you from adopting alternative options down the line. We see performance portability as a foundational pillar to the Internet of Workflows. It allows for a single codebase to be targeted and optimized for multiple silicon underpinnings. To do that we are evolving the Cray Programming Environment as a key asset to have a much broader reach, and positioning it as that foundational asset to this broad vision,” said Dubé.

“In a way, we’d like CPE (Cray Programming Environment) to become kind of the TensorFlow of parallel models for parallel workloads. When you’re an undergrad, if you want to program machine learning, there are plenty of TensorFlow undergrad courses. We’re working to enable CPE to be used by a broad set of people and on the undergrad courses and all of that. So people have a way to go to develop their code for parallel environments that scales and that today might run on x86, on GPUs, and on Arm. That’s the whole idea of performance portability. To make it more easily consumable, we’ve even packaged it in the Docker container so that anyone can run it on the laptop. This is now going into proof of concept.”

5. “A Combinatorial Explosion of Configurations”. Now there’s an interesting turn of phrase. The avalanche of new chips from established players and newcomers is a blessing and curse. Creating systems to accommodate the new wealth of choices is likewise exciting but daunting and expensive. Dubé argues we need to find ways to cut the costs of silicon innovation and subsequent systems to help bring the IoW into being.

“We need to do a better plan enabling silicon innovation. Right now, to build a new chip, it’s on the order of over $100 million, and that’s excluding software and all the enablement that comes after that. When you include software, it’s over $200 million in 5nm. So that makes it very difficult to enable the silicon innovation. On top of that, building a new platform for every new chip is very cumbersome for every system integrator. We need to come to a place where not only we’re going to have a route to fab for people that want to build new silicon [through] initiatives like IMEC in Europe or MOSIS in the U.S., but also have ways for vendors to adopt standard form factors for platforms so that when that new silicon gets built it can have a motherboard to enable it, instantiate it,” said Dubé.

“We as vendors — and not just HPE but all of the other systems vendor — can take it and really lower our adoption cost because right now, building a motherboard on top of the silicon costs is making it really expensive to do everything custom every time there’s, there’s a new silicon coming in. That works when you have one or two CPU vendors, and maybe one or two GPU vendors, but now we have [many] — there’s Intel, AMD, multiple Arm versions for the CPU side, and then Nvidia, Intel, AMD on the GPU side, and then add all of the machine learning accelerators. It’s a combinatorial explosion of configurations that as a vendor makes it very challenging to support that breadth of opportunities. So we as an industry need to find out how we’re going to enable doing that going forward.”

6. Worldwide Data Hub? If one is going to set goals, they may as well be big ones. Creating an infrastructure with reasonable governance and practices to support an IoW is a big goal. Data is at the core of nearly everything, Dubé argued.

“The next key thing we see on the Internet of Workflows is kind of a worldwide data web. Go back to how Google revolutionized the content web, by indexing the whole thing that was on there. People got access to all of that content without being locked in like, into AOL, for instance. If we could do that for metadata, again, with the right access and permissions, that would be awesome, because then people will be able to free the data so people can compute that [data] and throw that into their workflow, wherever they are. That will lead into hybrid execution pipelines. Think about SmartSim, for instance, which is a code we’ve built along with NCAR (National Center for Atmospheric Research). We’ve been able to accelerate planetary scale ocean models using augmented classical simulation HPC with a machine learning approach, and got a 10x speed up to insight,” said Dubé.

“All of that, ultimately, is about having something that is open. As I said, HPE is about being the white hat system vendor / system integrator in the industry. We’re about being open, providing choice, being a trusted advisor. We’ve been a strong contributor to the open source community, SmartSim that I was talking about is an example. I know this is a very high level talk, but we see the Internet of Workflows as the future of HPC, and really is a true rebirth of the internet, where workloads and data will drive new insight. And that’s where we’re much higher in the value chain, all of us as an HPC community, because we deliver that outcome to the scientists, and to the world ultimately.”

Wrap-up As noted in the Q&A, there are many technical and governance/practice issues facing construction an IoW. Whether, as Dubé contends, what was once loosely thought of as the Internet of Things (IOT), a device-centric concept, instead becomes the Internet of Workflows will be fascinating to watch.

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Lately the quantum news cycle never slows. More advances were reported on different underlying qubit technologies (superconducting and cold atom) by Lawrence Berkeley National Laboratory's Advanced Quantum Testbed (AQT) Read more…

HPCwire presents our interview with Eric Eppe, head of portfolio & solutions, HPC & Quantum at Atos, and an HPCwire 2022 Person to Watch. In this exclusive Q&A, Eppe recounts Atos' major milestones from the past year and previews what's in store for the year ahead. Exascale computing, quantum hybridization and decarbonization are focus areas for the company -- and having won five out of the seven EuroHPC system... Read more…

The battle among high-performance computing hubs to stack up on cutting-edge computers for quicker time to science is getting steamy as new chip technologies become mainstream. A European supercomputing hub near Munich, called the Leibniz Supercomputing Centre, is deploying Cerebras Systems' CS-2 AI system as part of an internal initiative called Future Computing to assess alternative computing... Read more…

Nvidia is lining up Arm-based server platforms for a diverse range of HPC, AI and cloud applications. The new systems employ Nvidia’s custom Grace Arm CPUs in four different configurations, including a Grace Hopper HGX Read more…

Nvidia is bringing liquid cooling, which it typically puts alongside GPUs on the high-performance computing systems, to its mainstream server GPU portfolio. The company will start shipping its A100 PCIe Liquid Cooled GPU, which is based on the Ampere architecture, for servers later this year. The liquid-cooled GPU based on the company's new Hopper architecture for PCIe slots will ship early next year. Read more…

Organizations in weather-sensitive industries need highly accurate and near-real-time weather intelligence to make adept business decisions. Many companies in these industries rely on information from DTN, a global data, analytics, and technology company, for that information. Read more…

Durham University’s Institute for Computational Cosmology (ICC) is home to the COSMA series of supercomputers (short for “cosmological machine”). COSMA—now in its eighth iteration, COSMA8—has been working to an Read more…

Lately the quantum news cycle never slows. More advances were reported on different underlying qubit technologies (superconducting and cold atom) by Lawrence Be Read more…

The battle among high-performance computing hubs to stack up on cutting-edge computers for quicker time to science is getting steamy as new chip technologies become mainstream. A European supercomputing hub near Munich, called the Leibniz Supercomputing Centre, is deploying Cerebras Systems' CS-2 AI system as part of an internal initiative called Future Computing to assess alternative computing... Read more…

Nvidia is lining up Arm-based server platforms for a diverse range of HPC, AI and cloud applications. The new systems employ Nvidia’s custom Grace Arm CPUs in Read more…

Nvidia is bringing liquid cooling, which it typically puts alongside GPUs on the high-performance computing systems, to its mainstream server GPU portfolio. The company will start shipping its A100 PCIe Liquid Cooled GPU, which is based on the Ampere architecture, for servers later this year. The liquid-cooled GPU based on the company's new Hopper architecture for PCIe slots will ship early next year. Read more…

Durham University’s Institute for Computational Cosmology (ICC) is home to the COSMA series of supercomputers (short for “cosmological machine”). COSMA— Read more…

Since its founding in 2012, London-based software-defined storage provider SoftIron has been making its case for what it calls secure provenance: a term that en Read more…

The Texas Advanced Computing Center (TACC) at The University of Texas at Austin passed to the next phase of the planning process for the Leadership-Class Computing Facility (LCCF), a process that has many approval stages and will take about four more years. If ultimately awarded for construction, the LCCF will serve as the leading facility for advanced computing for the U.S. academic open science community... Read more…

At ISC 2022 in Hamburg, Germany, representatives from four supercomputing centers across three countries plan to debut the International Association of Supercom Read more…

Getting a glimpse into Nvidia’s R&D has become a regular feature of the spring GTC conference with Bill Dally, chief scientist and senior vice president of research, providing an overview of Nvidia’s R&D organization and a few details on current priorities. This year, Dally focused mostly on AI tools that Nvidia is both developing and using in-house to improve... Read more…

Intel has shared more details on a new interconnect that is the foundation of the company’s long-term plan for x86, Arm and RISC-V architectures to co-exist in a single chip package. The semiconductor company is taking a modular approach to chip design with the option for customers to cram computing blocks such as CPUs, GPUs and AI accelerators inside a single chip package. Read more…

AMD/Xilinx has released an improved version of its VCK5000 AI inferencing card along with a series of competitive benchmarks aimed directly at Nvidia’s GPU line. AMD says the new VCK5000 has 3x better performance than earlier versions and delivers 2x TCO over Nvidia T4. AMD also showed favorable benchmarks against several Nvidia GPUs, claiming its VCK5000 achieved... Read more…

IBM today announced it will deploy its first quantum computer in Canada, putting Canada on a short list of countries that will have access to an IBM Quantum Sys Read more…

Just about a month ago, Pfizer scored its second huge win of the pandemic when the U.S. Food and Drug Administration issued another emergency use authorization Read more…

The battle for datacenter dominance keeps getting hotter. Today, Nvidia kicked off its spring GTC event with new silicon, new software and a new supercomputer. Speaking from a virtual environment in the Nvidia Omniverse 3D collaboration and simulation platform, CEO Jensen Huang introduced the new Hopper GPU architecture and the H100 GPU... Read more…

PsiQuantum, founded in 2016 by four researchers with roots at Bristol University, Stanford University, and York University, is one of a few quantum computing startups that’s kept a moderately low PR profile. (That’s if you disregard the roughly $700 million in funding it has attracted.) The main reason is PsiQuantum has eschewed the clamorous public chase for... Read more…

MLCommons today released its latest MLPerf inferencing results, with another strong showing by Nvidia accelerators inside a diverse array of systems. Roughly fo Read more…

Quantum computing pioneer D-Wave today announced plans to go public via a SPAC (special purpose acquisition company) mechanism. D-Wave will merge with DPCM Capital in a transaction expected to produce $340 million in cash and result in a roughly $1.6 billion initial market valuation. The deal is expected to be completed in the second quarter of 2022 and the new company will be traded on the New York Stock... Read more…

Intel held its 2022 investor meeting yesterday, covering everything from the imminent Sapphire Rapids CPUs to the hotly anticipated (and delayed) Ponte Vecchio GPUs. But somewhat buried in its summary of the meeting was a new namedrop: “Falcon Shores,” described as “a new architecture that will bring x86 and Xe GPU together into a single socket.” The reveal was... Read more…

A new industry consortium aims to establish a die-to-die interconnect standard – Universal Chiplet Interconnect Express (UCIe) – in support of an open chipl Read more…

Just a couple of weeks ago, the Indian government promised that it had five HPC systems in the final stages of installation and would launch nine new supercomputers this year. Now, it appears to be making good on that promise: the country’s National Supercomputing Mission (NSM) has announced the deployment of “PARAM Ganga” petascale supercomputer at Indian Institute of Technology (IIT)... Read more…

The rapid adoption of Julia, the open source, high level programing language with roots at MIT, shows no sign of slowing according to data from Julialang.org. I Read more…

Nvidia has announced that it has acquired Excelero. The high-performance block storage provider, founded in 2014, will have its technology integrated into Nvidia’s enterprise software stack. Nvidia is not disclosing the value of the deal. Excelero’s core product, Excelero NVMesh, offers software-defined block storage via networked NVMe SSDs. NVMesh operates through... Read more…

At GTC22 today, Nvidia unveiled its new H100 GPU, the first of its new ‘Hopper’ architecture, along with a slew of accompanying configurations, systems and Read more…

Google CEO Sundar Pichai spoke for only one minute and 42 seconds about the company’s latest TPU v4 Tensor Processing Units during his keynote at the Google I Read more…

© 2022 HPCwire. All Rights Reserved. A Tabor Communications Publication

HPCwire is a registered trademark of Tabor Communications, Inc. Use of this site is governed by our Terms of Use and Privacy Policy.

Reproduction in whole or in part in any form or medium without express written permission of Tabor Communications, Inc. is prohibited.